

Data Sheet

#### March 14, 2007

## FN6452.0

# LDO with Low ISUPPLY, High PSRR


intercil

ISL9005A is a high performance Low Dropout linear regulator capable of sourcing 300mA current. It has a low standby current and high-PSRR and is stable with output capacitance of  $1\mu$ F to  $10\mu$ F with ESR of up to  $200m\Omega$ .

The ISL9005A has a high PSRR of 75dB and output noise less than  $45\mu V_{RMS}$ . When coupled with a no load quiescent current of 50µA (typical) and 0.1µA shutdown current, the ISL9005A is an ideal choice for portable wireless equipment.

Several different fixed voltage outputs are standard. Other output voltage options for the LDO may be available on request and range from 1.35V to 3.6V.

### Pinout



### Features

- 300mA high performance LDO
- · Excellent transient response to large current steps
- Excellent load regulation: <0.1% voltage change across full range of load current
- High PSRR: 75dB @ 1kHz
- Wide input voltage capability: 2.3V to 6.5V
- Very low quiescent current: 50μA
- Low dropout voltage: typically 200mV @ 300mA
- Low output noise: typically 45µV<sub>RMS</sub> @ 100µA (1.5V)
- Stable with 1µF to 10µF ceramic capacitors
- · Soft-start to limit input current surge during enable
- · Current limit and overheat protection
- ±1.8% accuracy over all operating conditions
- Tiny 2mmx3mm 8 Ld DFN package
- -40°C to +85°C operating temperature range
- · Pb-free plus anneal available (RoHS compliant)

### Applications

- · PDAs, cell phones and smart phones
- · Portable instruments, MP3 players
- · Handheld devices including medical handhelds

PART NUMBER (Note 1)	PART MARKING	VO VOLTAGE (V) (Note 2)	TEMP RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG. #
ISL9005AIRNZ-T	EBV	3.3	-40 to +85	8 Ld DFN 2x3 Tape and Reel	L8.2x3
ISL9005AIRMZ-T	EBT	3.0	-40 to +85	8 Ld DFN 2x3 Tape and Reel	L8.2x3
ISL9005AIRLZ-T	EBS	2.9	-40 to +85	8 Ld DFN 2x3 Tape and Reel	L8.2x3
ISL9005AIRKZ-T	EBR	2.85	-40 to +85	8 Ld DFN 2x3 Tape and Reel	L8.2x3
ISL9005AIRJZ-T	EBP	2.8	-40 to +85	8 Ld DFN 2x3 Tape and Reel	L8.2x3
ISL9005AIRRZ-T	EBW	2.6	-40 to +85	8 Ld DFN 2x3 Tape and Reel	L8.2x3
ISL9005AIRFZ-T	EBN	2.5	-40 to +85	8 Ld DFN 2x3 Tape and Reel	L8.2x3
ISL9005AIRCZ-T	EBM	1.8	-40 to +85	8 Ld DFN 2x3 Tape and Reel	L8.2x3
ISL9005AIRBZ-T	EBL	1.5	-40 to +85	8 Ld DFN 2x3 Tape and Reel	L8.2x3

**Ordering Information** 

NOTES:

 Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

2. For other output voltages, contact Intersil Marketing.

#### **Absolute Maximum Ratings**

Supply Voltage (VIN)+7.1V
All Other Pins
ESD Rating

Human Body Model (Per MIL-STD-883 Method 3015.7)...2500V Machine Model (Per EIAJ ED-4701 Method C-111)......200V

#### **Recommended Operating Conditions**

#### **Thermal Information**

Thermal Resistance (Notes 3, 4)	$\theta_{JA}$ (°C/W)	$\theta_{JC}$ (°C/W)
8 Ld DFN 2x3 Package	69	10
Junction Temperature Range	40	°C to +125°C
Operating Temperature Range	4	0°C to +85°C
Storage Temperature Range	65	°C to +150°C
Maximum Lead Temperature (Soldering 10	Os)	+300°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES:

 θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.

Electrical Specifications Unless otherwise noted, all parameters are guaranteed over the operational supply voltage and temperature

4.  $\theta_{JC}$ , "case temperature" location is at the center of the exposed metal pad on the package underside. See Tech Brief TB379.

PARAMETER SYMBOL		TEST CONDITIONS		TYP	MAX	UNITS
DC CHARACTERISTICS		ł				
Supply Voltage	V <sub>IN</sub>		2.3		6.5	V
Ground Current		Quiescent condition: $I_O = 0\mu A$				
	I <sub>DD</sub>	LDO active		50	75	μA
Shutdown Current	I <sub>DDS</sub>	LDO disabled @ +25°C		0.1	1.0	μA
UVLO Threshold	V <sub>UV+</sub>		1.9	2.1	2.3	V
	V <sub>UV-</sub>		1.6	1.8	2.0	V
Regulation Voltage Accuracy		Initial accuracy at $V_{IN} = V_O + 0.5V$ , $I_O = 10$ mA, $T_J = +25^{\circ}$ C	-0.7		+0.7	%
		$V_{IN} = V_O + 0.5V$ to 5.5V, $I_O = 10\mu A$ to 300mA, $T_J = +25^{\circ}C$	-0.8		+0.8	%
		$V_{IN} = V_O + 0.5V$ to 5.5V, $I_O = 10\mu A$ to 300mA, T_J = -40°C to +125°C	-1.8		+1.8	%
Maximum Output Current	I <sub>MAX</sub>	Continuous	300			mA
Internal Current Limit	al Current Limit I <sub>LIM</sub>		350	475	600	mA
Dropout Voltage (Note 6)	V <sub>DO1</sub>	I <sub>O</sub> = 300mA; V <sub>O</sub> < 2.5V		300	500	mV
	V <sub>DO2</sub>	$I_O = 300 \text{mA}; \ 2.5 \text{V} \leq \text{V}_O \leq 2.8 \text{V}$		250	400	mV
	V <sub>DO3</sub>	I <sub>O</sub> = 300mA; V <sub>O</sub> > 2.8V		200	325	mV
Thermal Shutdown Temperature	T <sub>SD+</sub>			145		°C
	T <sub>SD-</sub>			110		°C
AC CHARACTERISTICS						
Ripple Rejection (Note 5)		$I_{O}$ = 10mA, $V_{IN}$ = 2.8V (min), $V_{O}$ = 1.8V				
		@ 1kHz		75		dB
		@ 10kHz		60		dB
		@ 100kHz		40		dB
Output Noise Voltage (Note 5)		$I_{O} = 100\mu$ A, $V_{O} = 1.5$ V, $T_{A} = +25^{\circ}$ C BW = 10Hz to 100kHz		45		µV <sub>RMS</sub>

## Electrical Specifications Ur

Unless otherwise noted, all parameters are guaranteed over the operational supply voltage and temperature range of the device as follows:  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ;  $V_{IN} = (V_O + 0.5V)$  to 5.5V with a minimum  $V_{IN}$  of 2.3V;  $C_{IN} = 1\mu$ F;  $C_O = 1\mu$ F (Continued)


PARAMETER	SYMBOL	TEST CONDITIONS		TYP	MAX	UNITS		
DEVICE START-UP CHARACTERISTICS								
Device Enable TIme	t <sub>EN</sub>	Time from assertion of the ENx pin to when the output voltage reaches 95% of the VO (nom)		250	500	μs		
LDO Soft-start Ramp Rate	tSSR	Slope of linear portion of LDO output voltage ramp during start-up		30	60	µs/V		
EN PIN CHARACTERISTICS	EN PIN CHARACTERISTICS							
Input Low Voltage	V <sub>IL</sub>		-0.3		0.5	V		
Input High Voltage	VIH		1.4		V <sub>IN</sub> + 0.3	V		
Input Leakage Current	I <sub>IL</sub> , I <sub>IH</sub>				0.1	μA		
Pin Capacitance	C <sub>PIN</sub>	Informative		5		pF		


NOTES:


5. Guaranteed by characterization.


6. VOx = 0.98\*VOx(NOM); Valid for VOx greater than 1.85V.


















FIGURE 2. OUTPUT VOLTAGE CHANGE vs LOAD CURRENT








# Typical Performance Curves (Continued)












FIGURE 14. LINE TRANSIENT RESPONSE, 2.8V OUTPUT






Typical Performance Curves (Continued)

# Pin Description


PIN #	PIN NAME	DESCRIPTION			
1	VIN	Supply Voltage/LDO Input: Connect a 1µF capacitor to GND.			
2	EN	Enable.			
3	NC	t connect.			
4	NC	o not connect.			
5	GND	ND is the connection to system ground. Connect to PCB Ground plane.			
6	NC	o not connect.			
7	NC	Do not connect.			
8	VO	LDO Output: Connect capacitor of value 1µF to 10µF to GND (1µF recommended).			

# **Typical Application**



C1, C2: 1µF X5R CERAMIC CAPACITOR





# Functional Description

The ISL9005A contains all circuitry required to implement a high performance LDO. High performance is achieved through a circuit that delivers fast transient response to varying load conditions. In a quiescent condition, the ISL9005A adjusts its biasing to achieve the lowest standby current consumption.

The device also integrates current limit protection, smart thermal shutdown protection, and soft-start. Smart thermal shutdown protects the device against overheating.

# Power Control

The ISL9005A has an enable pin, EN, to control power to the LDO output. When EN is low, the device is in shutdown mode. During this condition, all on-chip circuits are off, and the device draws minimum current, typically less than  $0.1\mu$ A. When the enable pin is asserted, the device first monitors the output of the UVLO detector to ensure that VIN voltage is at least about 2.1V. Once verified, the device initiates a startup sequence. During the start-up sequence, trim settings are first read and latched. Then, sequentially, the bandgap, reference voltage and current generation circuitry power up. Once the references are stable, a fast-start circuit powers up the LDO.

8

During operation, whenever the VIN voltage drops below about 1.84V, the ISL9005A immediately disables the LDO output. When VIN rises back above 2.1V, the device reinitiates its start-up sequence and LDO operation will resume automatically.

### **Reference Generation**

The reference generation circuitry includes a trimmed bandgap, a trimmed voltage reference divider, a trimmed current reference generator, and an RC noise filter.

The bandgap generates a zero temperature coefficient (TC) voltage for the reference divider. The reference divider provides the regulation reference and other voltage references required for current generation and over-temperature detection.

The current generator outputs references required for adaptive biasing as well as references for LDO output current limit and thermal shutdown determination.

## LDO Regulation and Programmable Output Divider

The LDO Regulator is implemented with a high-gain operational amplifier driving a PMOS pass transistor. The design of the ISL9005A provides a regulator that has low quiescent current, fast transient response, and overall stability across all operating and load current conditions. LDO stability is guaranteed for a  $1\mu$ F to  $10\mu$ F output capacitor that has a tolerance better than 20% and ESR less than  $200m\Omega$ , and the design is performance-optimized for a  $1\mu$ F output capacitor. Unless limited by the application, use of an output capacitor value above  $4.7\mu$ F is not recommended as LDO performance improvement is minimal.


Soft-start circuitry integrated into each LDO limits the initial ramp-up rate to about 30µs/V to minimize current surge. The ISL9005A provides short-circuit protection by limiting the output current to about 425mA.

The LDO uses an independently trimmed 1V reference as its input. An internal resistor divider drops the LDO output voltage down to 1V. This is compared to the 1V reference for regulation. The resistor division ratio is programmed in the factory.

### **Overheat Detection**

The bandgap outputs a proportional-to-temperature current that is indicative of the temperature of the silicon. This current is compared with references to determine if the device is in danger of damage due to overheating. When the die temperature reaches about +140°C, if the LDO is sourcing more than 50mA it shuts down until the die cools sufficiently. Once the die temperature falls back below about +110°C, the disabled LDO is re-enabled and soft-start automatically takes place.

# Dual Flat No-Lead Plastic Package (DFN)



### L8.2x3

8 LEAD DUAL FLAT NO-LEAD PLASTIC PACKAGE

SYMBOL	MIN	NOMINAL	MAX	NOTES
А	0.80	0.90	1.00	-
A1	-	-	0.05	-
A3		0.20 REF		-
b	0.20	5,8		
D	2.00 BSC			-
D2	1.50 1.65 1.75			7,8
E	3.00 BSC			-
E2	1.65	1.80	1.90	7,8
е	0.50 BSC			-
k	0.20	-	-	-
L	0.30	0.40	0.50	8
Ν	8			2
Nd	4			3

NOTES:

- Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd refers to the number of terminals on D.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.25mm and 0.30mm from the terminal tip.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
- Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com



Rev. 0 6/04